

Sardar Patel Institute of Technology Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India

(Autonomous Institute Affiliated to University of Mumbai)

Course	Course Name	Teaching Scheme (Hrs/week)			Credits Assigned			
Code		L	Т	Р	L	Т	Р	Total
EXL7053	ASIC Verification Lab			2			1	1
		Examination Scheme						
		ISE		ESE				Total
				Prac	ctical	0	ral	
		4	0	-	-	20		60

Pre-requisite Course Codes		e Codes	EXC7053 (ASIC Verification)		
After successful completion of the course, student will be able to					
	CO1	Install and use modern tools available for verification			
	CO2	Compose the SystemVerilog code for verification			
Course	CO3	Construct testbench for verification			
Outcomes	CO4	Investigate the given verification code			
	CO5	Validate the c	code under constrained environments		
	CO6	Debate the re-	sults of verification tool		

Exp. No.	Experiment Details		Marks		
1	1. Simulate verilog code for		5		
	a. D Flip-Flop (Using EDA Playground)				
	b. 2:1 Mux : Using case Statement				
	c. 4-bit Ripple Carry Full Adder by instantiating one bit full adder				
	d. D Flip Flop using gates				
	e. Example for blocking and non-blocking statements				
	f. 8-Bit Up Counter With Load				
	Do simulation, synthesis, implementation and physical verification of				
	any one of above Verilog design of your choice on given CPLD/FPGA				
	platform.				
2	Complete the given task on literals and data types in SystemVerilog	3,4	5		
	Also write the simulation output for the given Procedural Statements				
3	Write the simulation output for the given Interprocess Communication	3,4	5		
4	Write the simulation output for the given randomization code	3,4	5		
5	Write the simulation output for the given Interfaces, Program and	3,4	5		
	Clocking Blocks				
6	Write the simulation output for the given Processes	3,4	5		
7	Write the simulation output for the given Functional Coverage	3,4	5		
8	Write the simulation output for the given Assertions	3,4	5		
Total Marks					

Sardar Patel Institute of Technology



Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India (Autonomous Institute Affiliated to University of Mumbai)

References:

[1] Spartan and Virtex family user manuals from Xilinx

[2]Verilog Language Reference manual

[3]System Verilog Language Reference manual

[4] Chris Spear, "System Verilog for Verification: A guide to learning the testbench language features", Springer, 2nd Edition