



# Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India

(Autonomous Institute Affiliated to University of Mumbai)

Course Code	Course Name	Teaching Scheme (Hrs/week)			Credits Assigned			
		L	T	P	L	T	P	Total
CE32	Digital Logic Design and Analysis	3	--	--	3	--	--	3
		Examination Scheme						
		ISE		MSE		ESE		
		10		30		100 (60% weightage)		

<b>Pre-requisite Course Codes</b>	ES11 (Basic Electrical and Electronics Engineering)	
After successful completion of the course, student will be able to:		
<b>Course Outcomes</b>	CO1	Design of digital circuits using SOP & POS forms.
	CO2	Construct combinational circuits using given MSI devices.
	CO3	Apply the knowledge of flip-flops and MSI to design counters and Shift registers.
	CO4	Design state machines for given state diagrams after state reduction.
	CO5	Describe different types of programmable logic devices like PAL, PLA, CPLD and FPGA.

Module No.	Unit No.	Topics	Ref.	Hrs.
1	1.1	<b>Introduction to Number System &amp; Digital Logic:</b> Introduction to Number System, Basic gates, Universal gates, Sum of products and products of sum, minimization with Karnaugh Map (up to four variables) and realization. Quine McCluskey method.	1,2,3	16
	1.2	<b>Logic Families:</b> Types of logic families (TTL and CMOS), characteristic parameters (propagation delays, power dissipation, Noise Margin, Fan-out and Fan-in), transfer characteristics of TTL NAND, Interfacing CMOS to TTL and TTL to CMOS.	1,2,3	
	1.3	<b>Combinational Circuits using basic gates as well as MSI devices:</b> Half adder, Full adder, Half Subtractor, Full Subtractor, Multiplexer, De-multiplexer, Decoder, Comparator (Multiplexer and De-multiplexer gate level up to 4:1).	1,2,3	
2	2.1	<b>Sequential Logic:</b> Latches and Flip-Flops. Conversions of Flip-Flops, Timing Considerations and Metastability	1,2,3,4	05
3	3.1	<b>Counters:</b> Asynchronous, Synchronous Counters, Up Down Counters, Mod Counters.	1,2,4,5	11
	3.2	Mealy and Moore Machines, Clocked synchronous state machine analysis, State reduction techniques and state assignment, Clocked synchronous state machine design.	1,2,4,5	
	3.3	MSI counters and applications.	1,2,4,5	
4	4.1	<b>Shift Registers:</b> Shift Registers, Ring Counters, Universal Shift Register, MSI Shift registers and their applications.	1,2,4,5	05
5	5.1	<b>Programming Logic Devices:</b> Concepts of Programmable Array	1,2,4,5	05



# Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India  
(Autonomous Institute Affiliated to University of Mumbai)

		Logic (PAL) and Programming Logic Array (PLA).		
	<b>5.2</b>	Introduction to Complex Programmable Logic Device (CPLD) and Field Programmable Gate Array (FPGA) architectures.	1,2,4,5	
			<b>Total</b>	<b>42</b>

## References:

- [1] R. P. Jain, "*Modern Digital Electronics*", 4<sup>th</sup> Edition, Tata McGraw Hill, 2009.
- [2] Morris Mano, "*Digital Design*", 5<sup>th</sup> edition, Pearson Education, 2013.
- [3] William I. Fletcher, "*An Engineering Approach to Digital Design*", 1<sup>st</sup> Edition, PHI, 2009.
- [4] John F. Wakerley, "*Digital Design Principles And Practices*", 3<sup>rd</sup> Edition Updated, Pearson Education, Singapore, 2002
- [5] B. Holdsworth and R. C. Woods, "*Digital Logic Design*", 4<sup>th</sup> Edition, Newnes, 2002.