

Sardar Patel Institute of Technology Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India (Autonomous Institute Affiliated to University of Mumbai)

Course Code	Cours	Course Name		Teaching Scheme (Hrs/week)			Credits Assigned			
			L	Τ	P	L	Т	P	Total	
			4	-		4	-		4	
CPC501	Micror	Microprocessor		Examination Scheme						
				ISE MSE			ESE			
			10	10 30		100 (60% Weightage)			tage)	
Pre-requisite Course Codes		-	-							
At end of	successful completion	on of this course, stu	udent w	ill be	able to					
Com	rse Outcomes	CO1 Create asser 8086 based s CO2 Design syste 8086 microp	system. em using	g mer						
Cou	ise Outcomes		techniqu sors.	ies		mprove	pe	rforman	ce of	
Module No.	Topics							Ref.	Hrs.	
1	Programming Moo Generator, Operati	oprocessor Arch del, Memory Segr ng Modes, Study	of 828	on, S 8 Bu	tudy of		4Clock	C	10	
	diagrams for Read	Ĩ	ns,Interr	upts.						
2	Instruction Set an Instruction Set o Programming, Mit Assembly Languag	f 8086, Addressi xed Language Pro	U	,		•	0 0		8	
3	Peripheral Control	ng: SRAM, RO 203).Applications PIC and 8237-DM	of the MAC. I	Pei Interf essor	ripheral acing	Cont of the	rollers	8	12	
4	Intel 80386DX Pro	ocessor						1-13	6	



Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India (Autonomous Institute Affiliated to University of Mumbai)

	Study of Block Diagram, Signal Interfaces, Bus Cycles, Programming		
	Model, Operating Modes, Address TranslationMechanism in Protected		
	Mode, Memory Management, Protection Mechanism.		
5	Pentium Processor	1-13	8
	Block Diagram, Superscalar Operation, Integer & FloatingPoint		
	Pipeline Stages, Branch Prediction, CacheOrganization.		
	Comparison of Pentium 2, Pentium 3 and Pentium 4Processors.		
	Comparative study of Multi core Processors i3,i5 and i7.		
6	Super SPARC Architecture	1-13	4
	SuperSPARC Processor, Data Formats, Registers, Memory model.		
	Study of SuperSPARC Architecture.		
	•	Total	48

References:

- [1] Douglas Hall,"Microprocessor and Interfacing" Tata McGraw Hill.
- [2] Liu & Gibson,"Microcomputer Systems: 8086/8088 family Architecture, Programming and Design". PHI Publication.
- [3] Tom Shanley & Don Anderson,"Pentium Processor System Architecture", Addison-Wesley.
- [4] Daniel Tabak,"Advanced Microprocessor", Tata McGraw Hill.
- [5] Walter A Triebel,"The 80386DX Microprocessor: Hardware, Software and Interfacing", Prentice Hall.
- [6] John Uffenbeck ,"8086/8088 family: Design Programming and Interfacing", PHI.
- [7] Barry B. Brey,"Intel Microprocessors", Pearson Education India,8th Edition.
- [8] Swati Joshi, Atul Joshi, Hemlata Jadhav,"Processor Architecture and Interfacing", Wiley.
- [9] Das Lyla B, "The X86 Microprocessors: Architecture and Programming (8086 to Pentium)", Pearson Education India.
- [10] The SPARC Architecture Manual
- [11] I Intel Manuals
- [12] Steven Armbrust, Ted Forgeron,"Programmer's Reference Manual for IBM Personal Computers", McGraw Hill
- [13] Peter Abel,"IBM PC Assembly Language and Programming", Prentice Hall of India, 5th Edition.