

Sardar Patel Institute of Technology Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India

(Autonomous Institute Affiliated to University of Mumbai)

Course Code	Course Name	Teaching Scheme (Hrs/week)			Credits Assigned			
		L	T	P	L	T	P	Total
		4			4			4
EXC601	Basic VLSI Design	Examination Scheme						
		ISE		MSE	ESE			
		10		30	100 (60% Weightage)			

Pre-requisite Course Codes		EXC302: Electronic Devices								
_			EXC303: Digital Circuits and Design							
			EXC402: Discrete Electronic Circuits							
		EXC502: Design With Linear Integrated Circuits								
After success	After successful completion of the course, student will be able to									
	CO1	Distingui	Distinguish between technologies and MOSFET models							
	CO2	Analyze	MOSFET	based	circuits	like	inverters,	logic	circuits	and
Course		semiconductor memories								
Outcomes	CO3	Design M	esign MOSFET based logic circuits with different design styles							
	CO4	Design d	Design data path for adders, multipliers and shifters							
	CO5	Discuss issues in VLSI Clocking and System Design								

Module No.	Unit No.	Topics	Ref.	Hrs.
1		Technology Trend		06
	1.1	Technology Comparison: Comparison of BJT, NMOS and CMOS technology	1	
	1.2	MOSFET Scaling: Types of scaling, Level 1 and Level 2 MOSFET Models, MOSFET capacitances	1	
2		MOSFET Inverters		10
	2.1	Circuit Analysis: Static and dynamic analysis (Noise, propagation delay and power dissipation) of resistive load and CMOS inverter, comparison of all types of MOS inverters, design of CMOS inverters, CMOS Latch-up	1	
	2.2	Logic Circuit Design: Analysis and design of 2-I/P NAND and NOR using equivalent CMOS inverter	1	
3		MOS Circuit Design Styles		10
	3.1	Design Styles: Static CMOS, pass transistor logic, transmission gate, Pseudo NMOS, Domino, NORA, Zipper, C ₂ MOS, sizing using logical effort	1,7	
	3.2	Circuit Realization: SR Latch, JK FF, D FF, 1 Bit Shift Register, MUX, decoder using above design styles	1,7	
4		Semiconductor Memories		08
	4.1	SRAM: ROM Array, SRAM (operation, design strategy, leakage currents, read/write circuits), DRAM (Operation 3T, 1T, operation modes, leakage currents, refresh operation, Input-Output circuits),	1,2	



Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India (Autonomous Institute Affiliated to University of Mumbai)

		Flash (mechanism, NOR flash, NAND flash)				
	4.2	Peripheral Circuits: Sense amplifier, decoder	1,2,3			
5		Data Path Design		08		
	5.1	Adder: Bit adder circuits, ripple carry adder, CLA adder	7			
	5.2	Multipliers and shifter: Partial-product generation, partial-product				
		accumulation, final addition, barrel shifter				
6		VLSI Clocking and System Design		10		
	6.1	Clocking: CMOS clocking styles, Clock generation, stabilization and	2,5,6			
		distribution				
	6.2	Low Power CMOS Circuits: Various components of power	5,6			
		dissipation in CMOS, Limits on low power design, low power design				
		through voltage scaling				
	6.3	IO pads and Power Distribution: ESD protection, input circuits,	5,6			
		output circuits, simultaneous switching noise, power distribution				
		scheme				
	6.4	Interconnect: Interconnect delay model, interconnect scaling and	5,6			
		crosstalk				
			Total	52		

References:

- [1] Sung-Mo Kang and Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", Tata McGraw Hill, Third Edition.
- [2] Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "Digital Integrated Circuits: A Design Perspective", Pearson Education, Second Edition.
- [3] Etienne Sicard and Sonia Delmas Bendhia, "Basics of CMOS Cell Design", Tata McGraw Hill, First Edition.
- [4] Neil H. E. Weste, David Harris and Ayan Banerjee, "CMOS VLSI Design: A Circuits and Systems Perspective", Pearson Education, Third Edition.
- [5] Debaprasad Das, "VLSI Design", Oxford, First Edition.
- [6] Kaushik Roy and Sharat C. Prasad, "Low-Power CMOS VLSI Circuit Design", Wiley, Student Edition.
- [7] John P. Uyemura, "Introduction to VLSI Circuits and Systems", Wiley, Student Edition, 2013.