



# Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India  
(Autonomous Institute Affiliated to University of Mumbai)

Course Code	Course Name	Teaching Scheme (Hrs/week)			Credits Assigned			
		L	T	P	L	T	P	Total
ETC606	VLSI Design	4	-	--	4	-	--	4
		Examination Scheme						
		ISE		MSE		ESE		
		10	30	100 (60% Weightage)				

<b>Pre-requisite Course Codes</b>	ETC303: Digital Electronics ETC302: Analog Electronics-I ETC402: Analog Electronics-II ETC505: Integrated Circuits	
After successful completion of the course, student will be able to		
<b>Course Outcomes</b>	CO1	To evaluate MOSFET fabrication techniques and scaling
	CO2	To evaluate DC and transient analysis of CMOS logic.
	CO3	To illustrate MOS circuit design styles.
	CO4	To evaluate Semiconductor memories.
	CO5	To illustrate Data path design.
	CO6	To illustrate VLSI clocking and system design

Module No.	Unit No.	Topics	Ref.	Hrs.
1	<b>MOSFET Fabrication and Scaling</b>		3,5	08
	1.1	<b>Fabrication:</b> Fabrication process flow for NMOS and CMOS, CMOS Latch-up		
	1.2	<b>MOSFET Scaling:</b> Types of scaling, short channel effects, Level 1 and Level 2 MOSFET Models		
	1.3	<b>Layout:</b> Lambda based design rules, MOSFET capacitances		
2	<b>MOSFET Inverters</b>		1,3,5	10
	2.1	<b>Circuit Analysis:</b> Static and dynamic analysis (Noise, propagation delay and power dissipation) of resistive load and CMOS inverter. Comparison of all types of MOS inverters. Design of CMOS inverters and its layout.		
	2.2	<b>Logic Circuit Design:</b> Analysis and design of 2-I/P NAND and NOR using equivalent CMOS inverter.		
3	<b>MOS Circuit Design Styles</b>		3,5	10
	3.1	<b>Design Styles:</b> Static CMOS, Pass Transistor Logic, Transmission Gate, Pseudo NMOS, Domino, NORA, Zipper, C <sub>2</sub> MOS		
	3.2	<b>Circuit Realization:</b> SR Latch, JK FF, D FF, 1 Bit Shift Register, MUX, Decoder using above design styles and their layouts		
4	<b>Semiconductor Memories</b>		2,4	08



# Sardar Patel Institute of Technology

Bhavan's Campus, Munshi Nagar, Andheri (West), Mumbai-400058-India  
(Autonomous Institute Affiliated to University of Mumbai)

	<b>4.1</b>	<b>SRAM:</b> ROM Array, SRAM (operation, design strategy, leakage currents, read/write circuits), DRAM (Operation 3T, 1T, operation modes, leakage currents, refresh operation, Input-Output circuits), Flash (mechanism, NOR flash, NAND flash), layout of SRAM and DRAM		
	<b>4.2</b>	<b>Peripheral Circuits:</b> Sense Amplifier, Decode		
<b>5</b>	<b>Data Path Design</b>		3,4,5	08
	<b>5.1</b>	<b>Adder:</b> Bit adder circuits, Ripple carry adder, CLA adder		
	<b>5.2</b>	<b>Multipliers and shifter:</b> Partial-product generation, partial-product accumulation, final addition, Barrel Shifter		
<b>6</b>	<b>VLSI Clocking and System des</b>		3,5	08
	<b>6.1</b>	<b>Clocking:</b> CMOS clocking styles, Clock generation, stabilization and distribution.		
	<b>6.2</b>	<b>Low Power CMOS Circuits:</b> Various components of power dissipation in CMOS, Limits on low power design, low power design through voltage scaling.		
	<b>6.3</b>	<b>IO pads and Power Distribution:</b> ESD protection, Input circuits, Output circuits, Simultaneous switching noise, power distribution scheme		
	<b>6.4</b>	<b>Interconnect:</b> Interconnect delay model, interconnect scaling and crosstalk.		
			<b>Total</b>	<b>52</b>

## References

1. Sung-Mo Kang and Yusuf Leblebici, "*CMOS Digital Integrated Circuits Analysis and Design*", Tata McGraw Hill, 3<sup>rd</sup> Edition, 2012.
2. Jan M. Rabaey, Anantha Chandrakasan and Borivoje Nikolic, "*Digital Integrated Circuits: A Design Perspective*", Pearson Education, 2<sup>nd</sup> Edition.
3. John P. Uyemura, "*Introduction to VLSI Circuits and Systems*", Wiley, Student Edition, 2013.
4. Neil H. E. Weste, David Harris and Ayan Banerjee, "*CMOS VLSI Design: A Circuits and Systems Perspective*", Pearson Education, 3<sup>rd</sup> Edition.
5. R. Jacob Baker, "*CMOS Circuit Design, Layout and Simulation*", Wiley, 2<sup>nd</sup> Edition, 2013