BE/ ETRa/ Sem VII / Rev Communication - Network (REVISED COURSE) GT-8829 (3 Hours) [Total Marks: 100 20

N.B.: 1) Question no.1 is compulsory 2) Attempt any four any four questions from remaining. 3) Assume suitable data whenever necessary

Q.1 a) Differentiate between TCP and UDP.

ws Oct Sacn- 10 55 Con. 6133-10.

b) Layers of the internet model correlate to the layers of the OSI model explain.

c) Explain the looping problem in bridge LAN. How to solve it.

d) Distinguish between packet switching & circuit switching

e) Explain the ISDN channel structure for basic & primary services.

O.2. a) Draw the layered OSI network architecture. Explain the function of each layer

and show the path of actual and virtual connection between the layers. b) Explain in detail Repeaters, Bridges, Routers and Switches.

Q.3.a) Explain XDSL technologies and its application. Explain in detail ADSL.

b) What is the exterior and interior routing? Explain in brief distance vector

routing and path vector routing.

and interface

i) Token Ring

ii) FDDI

Q.4.a) Draw block diagram of functional architecture of ISDN and explain ISDN channels

b) With respect to MAC protocol explain

10 10

10

10

10

10

Q.5. a) write short note on		10
i) IEEE 802.2		
ii) IEEE802.3		
b) Explain leaky bucket	and Token bucket algorithm in details.	10
Q.6.a) what is protocol performance? Derive the relation for protocol performance for		10
i) Stop and wait flow	control mechanism	
ii) Sliding window pro	otocol mechanism.	
b) Explain different types of ARQ techniques and compare their merits and demerits		10
Q.7.Write short note on (Any Three)		20
i) Utilities	ii) SONET ISDN	
iii) Berkeley API	iv) Error control Techniques.	

BE ETRX SPM VII REV VLSI Design

(REVISED COURSE)

14/12/10

GT-8820

20

10

10

10 10

10

10

(3 Hours)

[Total Marks: 100

N.B.: (1) Question No. 1 is compulsory.

Con. 6040-10.

- (2) Attempt any four questions out of question nos. 2 to 7.
- (3) Draw neat diagrams wherever required.
- 1. (a) Compare Ion Implantation and Diffusion.
 - (b) Explain constant field scaling in MOS Device.
 - (c) Draw stick Diagram for CMOS Invertor.
 - (d) Implement function using CMOS f = ab + abc + a
- 2. (a) Explain Twin tub process in detail.
 - (b) Calculate the threshold voltage V_{TO} at V_{SB} = 0, for a polysilicon gate N-channel
 - MOS transistor, with the following parameters:— Substrate doping density $N_A = 10^{16} \text{ cm}^{-3}$,

Polysilicon gate dopping density $N_0 = 2 \times 10^{20} \text{ cm}^{-3}$,

Gate oxide thickness tox = 300°A and

Oxide interface fixed charge density Nox = $4 \times 10^{10} \text{ cm}^{-2}$.

- 3. (a) Draw circuit of 2 input NAND gate, stick Diagram and Layout. (b) For a CMOS invertor find the region of operation :-
 - (ii) $V_{in} > C_{DD} + V_{tp}$

 - (iii) $V_{in} = V_{iL}$

(i) $V_{in} < V_{th}$

- (iv) $V_{in} = V_{in}$
- (v) V_{in} = switching threshold.
- 4. (a) Compare resistive, Enhancement, Depletion load NMOS and CMOS invertor
 - (b) Consider a CMOS invertor with the following parameters:—

 $\mu_n \text{ Cox} = 60 \ \mu\text{A/V}^2 \text{ and } (\text{W/L})_n = 8$ NMOS $V_{TO,n} = 0.6 \text{ V}$

 $\mu_{\rm p}$ Cox = 25 μ A/V² and (W/L)_p = 12 **PMOS** $V_{TOP} = -0.7 \text{ V},$

Calculate the noise margins and the switching threshold (Vth) of this circuit. The power supply voltage is $V_{DD} = 3.3 \text{ V}$.

- (a) Write Verilog code of 1 Bit full adder using any style and instantiate it to design a 10 4 Bit full Adder.
- (b) Explain the method to design 4:1 MUX using pass transistor logic. Draw complete 10 stick diagram.

5.	(a) Write Verilog code of 1 Bit full adder using any style and instantiate it to design 4 Bit full Adder.	n a 10
	(b) Explain the method to design 4:1 MUX using pass transistor logic. Draw complessick diagram.	ete 10
6.	 (a) Explain short channel effect in terms of :— (i) Velocity Saturation. (ii) Mobility Degradation. (iii) Channel Length Modulation. (iv) Threshold Voltage. (v) Hot Electron Effect. (b) An NMOS transistor with K = 20 μA/V² and V_{TH} = 1.5V is operated at V_{GS} = 1.5V 	15 5∨ 5
_	and $I_D = 100 \mu A$. Find V_{DS} .	
7.	Attempt any three :— (a) Compare Burried and Butting contact. (b) Explain Latchup in CMOS and prevention. (c) Compare Semi custom and Full custom design. (d) Generate Verilog code for 4 Bit Shift Register.	20

Con. 5861-10.

BELETRX/Semult / Rev Filter Design (REVISED COURSE)

(3 Hours)

[Total Marks: 100

- N.B.: (1) Question No. 1 is compulsory.
 - (2) Attempt any four questions out of the remaining six questions.
 - (3) Draw suitable diagrams and graphs wherever necessary.
 - (4) Figures to the right indicate full marks.
 - (a) Explain the difference between Butterworth, Chebyshev and Elliptical filters. 10 Mention their merits and demerits. Derive expression for the order of Butterworth filter.
 - (b) What is Frequency Warping? When do we use Bilinear transformation 10 technique? What is an antialiasing filter? Why it is used?
- (a) Explain the working principle of a switched capacitor filter. What are the 10 2. necessary conditions for the implementation of a switched capacitor filter. What type of switches are used and what are its advantages? Explain its implementation in a typical op-amp based integrator.
 - (b) Using bilinear transformation design a Digital Bandpass Chebyshev 10 filter with the following specification α_p = 2 dB in the passband, $(950 \text{ Hz}) \le f \le (1150 \text{ Hz}) \alpha_s = 20 \text{ dB}$ in the stopband, $0 \le f \le (550 \text{ Hz})$ and $(2150 \text{ Hz}) \le f \le \infty$ sampling frequency f = 8 KHz.
- (a) Write difference between IIR and FIR filter. Explain frequency sampling 10 method using suitable example.
 - (b) Convert the following pole-zero IIR filter into a lattice-ladder structure:-10 y(n) = -0.9 y(n-1) + 0.8 y(n-2) - 0.5 y(n-3)+ x(n) + 2x(n-1) + 3x(n-2) + 2x(n-3)
- (a) Explain a Linear phase FIR filter for the case of constant phase delay and 10 group delay, using suitable equations. Draw Impulse response sequences of symmetric sequences for (i) N odd and (ii) N even.
 - 10 (b) A low pass digital filter has following specifications:- $0.8 \le |H(e^{jw})| \le 1$ for $0 \le w \le 0.2 \pi$ $|H(e^{jw})| \le 0.2$ for $0.6 \pi \le w \le \pi$

Determine the order of Chebyshev and Butterworth filter to meet the following specification.

- (a) What is an adaptive filter? What are its advantages? Which type of problem 10 5. can be solved using adaptive filter.
 - (b) Convert a second order Butterworth filter (Low Pass) to Digital filter using 10 impulse invariant techniques.

4.	· ·	Explain a Linear phase FIR filter for the case of constant phase delay and group delay, using suitable equations. Draw Impulse response sequences of symmetric sequences for (i) N odd and (ii) N even. A low pass digital filter has following specifications:— $0.8 \leq H (e^{jw}) \leq 1 \qquad \text{for } 0 \leq w \leq 0.2 \ \pi \\ H (e^{jw}) \leq 0.2 \qquad \text{for } 0.6 \ \pi \leq w \leq \pi$ Determine the order of Chebyshev and Butterworth filter to meet the following specification.	10
5.		What is an adaptive filter? What are its advantages? Which type of problem can be solved using adaptive filter.	
	(0)	Convert a second order Butterworth filter (Low Pass) to Digital filter using impulse invariant techniques.	10
6.	(a)	Design a Butterworth bandstop filter with 2 dB passband edges of 30 Hz and 100 Hz and 40 dB stopband edges of 50 Hz and 70 Hz.	10
	(b)	OR	10
		Explain the method of matched Z-transform.	
7.		Explain Decimation and Interpolation. When it is required? Take suitable examples.	10
	(b)	Explain subband coding (Or) Quadrature mirror filtering.	10

VT-Oci-10-106

Con. 6525-10.

c) McMurray inverter

BE/ETRX/SemVII/REV

power Elect & prives.

(REVISED COURSE)

9/12/10 GT-8832

(3 Hours)

[Total Marks: 100

N.B.	 (1) Question No. 1 is compulsory. (2) Attempt any four questions from remaining six questions. (3) Figures to the right indicate full marks. 	
	(4) Assume suitable data, if any .	
		,
	Q1) Attempt the following	' 1
	a) Discuss the different factors for selection of battery for UPS.	(20)
	c) State and explain briefly, the basic principle of operation of the dual co	
	d) State briefly, the control strategies employed in chopper for operating the switches.	ie
	Q2) a) With the help of circuit diagram and relevant waveforms, explain the op of single phase, half-wave converter drive for a separately excited DC motor.	
	b) Discuss the variable-frequency control method of an induction motor.	(10) (10)
	 Q3) a) Derive an expression of output voltage of single phase fully controlled converter with source inductance. b) Design a parallel inverter to feed a load at 200 V, 50 Hz and peak load or is 2 A, E_{dc} = 40 V. Specify the rating of SCRs, transformer and commuta components. 	(10) urrent ating
	Q4) a) Describe the operation of step up chopper and derive an expression for ou voltage of it in terms of duty-cycle.	
	b) With the help of a circuit diagram, explain the working of SMPS.	(12) (08)
	Q5) a) Explain sinusoidal pulse modulation as used in PWM inverter. b) Draw and explain the torque—speed characteristic at different firing angle	(10) s,
	for a full converter feeding a separately excited DC motor.	(10)
	Q6) a) Discuss briefly, the stator voltage control scheme of an induction motor. b) Derive the expression for commutating components L & C for a voltage	(10)
	commutated chopper.	(10)
•	Q7) Write short note on: a) Regenerative braking b) Slip energy recovery scheme	(20)

VT-Oct-10-5

BE/ETRE/Sem VII / old

Instaumentation sys.

Con. 5552-10.

(OLD COURSE)

9/12/10 GT-8004

(3 Hours)

[Total Marks: 100

- N.B.: (1) Question No. 1 is compulsory.
 - (2) Attempt any four questions out of remaining six questions.
 - (3) Figures to the right indicate full marks.
- (a) Represent the response of a first order system to a step input and ramp input graphically.
 - (b) Explain the principle of Hall effect.

5

- (c) Explain the block diagram of Generalized data acquisition system.
- (d) Explain the operating principles of photo conductive cell and photo voltaic 5 cell. Also state their applications.
- 2. (a) Explain with neat sketches, the working, construction, advantages and 10 disadvantages of resistance thermometer. Give the signal conditioning circuit for measurement.
 - (b) Discuss the piezoelectric transducer with signal conditioning system for vibration 10 measurement.
- 3. (a) Explain any one electrical method of differential pressure measurement. 10 (b) Describe different types of capacitive transducers and compare their 10
 - (b) Describe different types of capacitive transducers and compare their 10 sensitivities. Give one application of each.
- 4. (a) Explain Absorbtion type and Transmission type of Torque measurement. 10(b) Describe how strain is measured by using Wheatstone Bridge Circuits? 10
 - Also discuss the train balancing circuit.
- 5. (a) With the help of neat diagrams, explain phase sensitive detectors in displacement 10 measurement using LVDT. Why are the phase sensitive detectors required?
 - (b) Explain seeback and peltier effect in thermocouples. Also explain the need 10 for compensation for reference junction temperature.
- 6. (a) Explain multichannel Analog multiplexed system. Compare the digital 10 multiplexed multi-channel data acquisition system with it.
 - (b) With the help of neat diagram, explain how a pitot tube can be used for 10 flow measurement. Derive the expression for the fluid velocity from Bernoulli's theorem.
- 7. Write short-notes on :-

20

- (a) Virtual Instrumentation
- (b) Classification of Transducers with one example of each
- (c) Digital accelerometer
- (d) Ultrasonic flow meter.

		B.E. ETRA I sem VII Told	
Mha 1	25 (50)	flective - I - wireless. com	
Со	n. 5	GT-799	15
		(3 Hours) [Total Marks: 10	0
N.	((1) Question No. 1 is compulsory. (2) Solve any four questions from question Nos. 2 to 7. (3) Draw neat sketches wherever required. 	
1.	(a)	Explain with respect to GSM System :—	10
	(b)	Authentication center, Home location register and dedicated control channels. Explain in short the umbrella cell approach. What do you mean by cell dragging	? 10
2.		Explain with neat block diagram the voice modulation process in AMPS system What is requirement of SAT tones and signalling tones in AMPS system?	n. 10
	(b)	Explain functional model of DECT along with its FDMA/TDMA/TDD structure.	10
3.	(a)	What are different diversity schemes used in mobile radio environment? Hence explain maximal gain combining and equal gain combining techniques.	10
	(b)	Explain with suitable block diagram the modulation process on reverse IS-95 channe	l. 10
4.	(a) (b)	Explain security and privacy procedures in GSM. Explain different methods to configure and assign radio channels in CDPD.	10 10
5.	(a) (b)	Differentiate between fast fading and slow fading. Prove that for a hexagonal geometry the co-channel reuse ratio is given by	5 5
		$Q = \sqrt{3}N \text{where } N = i^2 + ij + j^2$	
	(c)	Explain orthogonal covering in CDMA.	5

(b) Describe different approaches used to increase the coverage area of cell site.

(d) Explain cell breathing.

(a) Explain in detail HSCSD.

6. (a) Describe knife edge diffraction model with example.

(b) Explain GPRS architecture, uplink and downlink channels.

10

10

10

10

P4- Con No-69

Con. 5743-10.

B.E / ETRX / Sem_VII /old Electronic & Microcomputer 545 & Pesign (OLD COURSE) GT-8002

[Total Marks: 100

(3 Hours)

NB.1. Question no.1 is compulsory.	-
2. Attempt any five out of remaining questions	
J. Illustrate answers with sketches wherever required	
7. I Iguics to the fight indicate full moules	•
J. Use legible handwriting. Use a blue/blook internet	
person should be done only to draw diagrams and graphs.	
Q1 a) Explain Bus Parking of PCI bus.	05
b) Explain different USB transfer types.	05
c) Explain Zone Bit Recording.	05
d) Explain instruction-pairing rules for Pentium Processor.	05
Q2 a) Expiain register model of IDE, also explain what is CHS addressing and LBA addressing in IDE	10
b) Explain the function of following PCI signals	
1. LUCK# 2. IDSEL 3. FRAMF# 4 TRDV# 5 IDDV#	
(#: These signals are active low signals)	10
Q3 a) Explain reflected wave switching and shared interrupts in PCI bus.	10
b) Explain error-handling signals of Pentium processor.	10
	10
Q4 a) Explain SCSI bus phases with neat timing diagrams.	10
b) Explain code cache organization of Pentium Processor and also explain What is split line access?	10
Q5 a) Explain MESI model of Pentium data cache.	
	10
b) Explain following terms of USB bus	10
1. Host controller 2. USB Hub 3. NAK and ACK token	
4. Hansaction frame 5 USB driver	
Q6 a) Explain branch prediction logic in Pentium and D1 stage of Pentium	10
Process pipoinic.	- •
 Explain bank conflict for simultaneous data access and clean line replacement in data cache of Pentium Processor. 	10
Q7 Write short notes on following	
1. System Management mode of Pentium	20
2. Latency timer in PCI bus	
3. PCI hidden bus arbitration	
4. Central Resources for PCI based devices	