BE-SEM III (R. WIZ) (CBSGS) Dec-2015

ETBY OFC

QP Code : 6151

(3 Hours)

[Total marks : 80

2	Q. No.		Marks.
	Q.1	Attempt the following Questions(any4)	
	1 MJ - 324	a) What are the advantages of optical fiber communication?	5
		b) Compare step Index Fiber and graded index fiber?	5
		c) What do you understand by double heterostructure? State its limitations	5
		a) What is Optical Transport petricel (OTA)	5
		D Define Bandwidth Distance Product	5
	Q.2(a)	Explain any one of the fiber fabrication process with neat diagram Compare the different	8
		methods of fabrication	
	Q.2(b)	A silica optical fiber with core diameter large enough to be considered by ray theory has a core	6
		retractive index of 1.5 and cladding refractive index of 1.47 Determine -(i)The critical angle	
	baci	(ii) The NA (iii) The Acceptance Angle	
	Q.2(c)	Explain a the application of Optical Amplifiers, for the FA give details Architecture with	6
	0.3(a)	possible configurations and power conversion efficiency and gain	
	Q.3(a)	explain the underent types of losses in optical hoer communication, Give the various factors	8
_	0.3(b)	Compare the electrical and ontical handwidth for an ontical fiber communication system and	6
	2.0(0)	develop relationship between them	0
	Q.3(c)	Name five connectors used in optical fiber communication. State the difference between	6
		couplers and connectors	, e
	Q.4(a)	Define the quantum efficiency and responsivity of photo detector, Derive the expression for	8
		responsivity of intrinsic photo detector in terms of quantum efficiency of the device and	
		wavelength of the incident radiation, Determine the wavelength at which the quantum	
		efficiency and responsivity are equal.	
	.Q.4(b)	Explain with block schematic of optical fiber soliton transmission system with optical soliton	6
	0.10	pulses (1) collision of two solitons (ii) Four stable solitons at safe separation distance.	
	Q.4(c)	Difference between following term in context with optical communication(i)Optical Source	6
	0.5(0)	Describe the statistic and some of office in the statistical transmission	
	(2.5(2)	from a fiber under test.	8
	Q.5(b)	Explain the term protocol and Internet protocol(IP), using OS1 reference model discuss	6
		implementation aspect of the (i)SONET(ii)DWDM	
	Q.5(c)	Explain with components a typical WDM link and some performance measurement parameter of usci-interest	6
	Q.6	Write short note on(any4):	20
	1	(a) Optical Coupler and Application	
		(b)Nearest Neighbor & Long Distance Link power Budget	
		(c)Optical safety & Service Interface	
	1	(d)Uptical Switches	
		(e) Structures for InGaAS APDs	
	ALC .		
0		A 4792 45	
P	INID-C	, UII, 11733-13.	

B.E sem SII K-2007 Electronig Comm. Network

QP Code : 2493

THEIT

[Total Marks :100

H100007. A'

5

5

5

5

- N.B. : (1) Question no. 1 is compulsory. (2)
 - Answer any four out of the remaining six questions.
 - (3) Figures to the right indicate full marks.

1. Answer any four:-

- Explain functions of data link layer (a)-
- (b) What are the advantages of fiber, optic as communication medium
- Explain general principles of congestion control in communication network 5 (c)

(3 Hours)

- Explain various LAN topologies (d)
- Explain TSI switch. (e)
- 2. (a)
- Explain ADSL technology in detail 10 Differentiate circuit switching, packet switching and message switching. 10 (b) SAD Draw suitable diagrams. =
- Explain OSI reference model and functions of each layer. 3 (a) 10 With the reference to HDLC, explain the data transfer modes, frame structure 10 (b) and different types of frames
- Explain different types of ARQ and compare their merits and demerits. 10 (a) 4. Explain IEEE 802.3 and LAN arghitecture and MAC layer frame format. 10 (b)
- What is meant by Flow control? Explain sliding window protocol. 10 5. (a) What are transmission imparements? Explain and compare co-axial cable, 10 (b) twisted pair cable and fiber optic cable.
- Explain various export detection techniques. 10 6. (a) What are different types of routing algoritahms? Explain any one in detail. 10 (b)
- Explain the following network connecting devices 10 7. (a) Gateway Router (iii) witch (ii) (i) (iv) WHub (v)Bridge Write a short notes on (any two):-(b) Berkeley API 5
 - Space division switching
 - (ii) ISDN

A OAP PATEL INS QP-Con. 12336-15.

Dec 2015

QP Code : 2373

		(3 Hours)	
	N.B.; (({	1) Question No. 1 is compulsory. 2) Attempt any four questions out of remaining six questions. 3) Assume suitable data wherever remuted	otal Marks: 100]
Q.1	L Af	ttempt any Four questions	
	(a)) Explain the effect of channel length modulation on the Current- Vo characteristics of an nMOS transistor	(20) Oltage
	(b)	Differentiate between the process of diffusion and ion implant it	
	(c)	State and plot the design rule for implant mask in NMOS technology and problems faced in case of violation of the rule.	d the
	(d)	Design a 2:1 MUX using CMOS transmission gate logic and write Verilog mo	oduje
	(e)	Explain the importance of noise margins in an inverter circuit.	5
Q.2	(a)	For an n-channel MOS transistor draw the charge distribution diagram, en band diagram and the Fermi level under the following conditions: at the equilibrium, under accumulation and under strong inversion.	ergy (10) rmal
	(b)	Explain the different regions of operation in the voltage transfer characteristic of a CMOS inverter.	cs (10)
Q.3	(a)	Describe the fabrication steps giving the mask sequence for the fabrication o NMOS transistor with the help of cross sectional view of all the masking steps	fan (10)
	(b)	Draw the schem <u>atic and stick</u> diagram for the following Boolean function CMOS logic: $Y = AB + C.(D+E)$	n in (10)
Q.4	(a) .	Draw the stick diagram and mask layout of a depletion load NMOS inverter us lambda based design rules.	sing (10)
	- (b)	Derive the expressions for the critical voltages $V_{\text{OL}}, V_{\text{ON}}, V_{\text{IL}}$ and V_{IN} of a resistload NMOS inverter.	tive (10)
Q.5	(a)	Compare the full scaling and constant voltage scaling models of MOSFE Demonstrate the effects of scaling on the area, delay, power consumption a current density of the device.	ETs. (10) and
	(b)	Consider an Al-SiO ₂ -n-type Si MOS structure with the following parameters: $N_D = 2.5 \times 10^{14}$ /cm ³ , $G_{OX} = 10^{10}$ q /cm ² , $t_{OX} = 650$ A°, $\phi_{ms} = -0.35$ V Find the zero bias threshold voltage, V_{T0} . Calculate the ion implant do necessary to change the threshold voltage from V_{T0} to +1V.	(10) Dse
С е	(2)	Design a half adder, a full adder using half adders and primitive gates and a 4- ripple carry adder using full adders. Write Verilog modules for the circu designed.	-bit (10) Jits
	(b)	Explain CMOS latch up and the strategies used for its prevention.	(10)
Q.7	Write	e short notes on any Two	(20)
	(8)	MOS C-V Characteristics	
3	(Ь)	Short channel effects	
	(a)	Power dissipation in CMOS circuits	
C			

BE SEM VII (R-2007) - ETRA FOTR ULSE DELTA

QP-Con. 12049-15.

A A A

Dec 2015

A.I.

BE- 5EM UIJ (R-2012) (CB863) ETRA

Q.P. Code: 6145

e e e

(3 Hours)

[Total Marks : 80 H-20

- N.B.: (1) Question No.1 is compulsory.
 - (2) Attempt any three questions from remaining questions.
 - (3) Assume suitable data whevevre necessary.

Attempt any four questions : 1.

- (a) Compare and contrast the biological neuron and artificial neurons.
- (b) Define fuzzy logic and crisp logic. With suitable examples, explain the operations and properties of fuzzy sets, crisp sets, fuzzy relations and crisp relations
- (c) What are the various activation functions and learning rules used of neural networks?
- (d) Explain any two types of De-fuzzification methods.
- (e) Draw a McCulloch-Pitts neuron and explain its working.
- (a) Differentiate between supervised and unsupervised learning methods. 2. 10
 - (b) Design a Hopfield network for 4-bit bipolar patterns. The training patterns are : 10
 - $S_{1} = [1,-1,-1,-1]$ $S_{2} = [-1,1,1,-1]$ $S_{3} = [-1,-1,-1,1]$

Find weight matrix and energies for three input samples. Determine the pattern to which the sample S = [-1, 1, -1, -1] associates.

- (a) What are the two types of BAM? Explain. How are the weights determined in a 10 3. discrete BAM.
 - (b) Find the weights required to perform the following classification using Perceptron 10 network. The vectors (1,1,3,1) and (-1,1,-1,-1) are belonging to the class and have target value 1 and ectors (1,1,1-1) and (1,-1,-1, 1) are not belonging to the class and have a target value -1. Assume learning rate as 1 and initial weights as 0.
- (a) With a neat architecture, explain the training algorithm of Kohonen self-organizing 10 4. maps.
 - (b) State the importance of back propagation algorithm and draw its architecture. 10

TURN OVER

SARDAR PARTINE OF MD-Con. 11731-15. (a) For the fuzzy sets A, B and C are define on discrete universe X, Y and Z 10 repectively.

$$A = \left\{ \frac{0.1}{x_1} + \frac{0.5}{x_2} + \frac{1.0}{x_3} \right\}, B = \left\{ \frac{0.3}{y_1} + \frac{0.8}{y_2} \right\}, A = \left\{ \frac{0.4}{z_1} + \frac{0.7}{z_2} + \frac{1.0}{z_3} \right\}$$

Find:

(i) Fuzzy Cartesian product P = A X B;

NOCT MURCHIMM 121

(ii) Fuzzy Cartesian product S = B X C;

- (b) With a neat architecture, explain the training algorithm and testing algorithm of Adaline network. 10

N BA

- Write short notes on any four :
- (a) Simulated annealing,
- (b) LVQ,
- (c) Fuzzy Logic Controller,
- (d) Boltzmann Machine,
- (e) Adaptive Resonance Theory.

5

6.

20

SARDAR PATTING MD-Con. 11731-15.

BE-SEMITI (R-2012) (CBSUS) EIRA ASJC VENFratm Dec-2015 Q.P.Code No: 6148 (3 Hours) [Total marks : 80 N.B.: 1. Question No. ONE is compulsory 2. Solve any THREE out of remaining questions 3. Assume suitable data if required . QI. Solve the following (Any Four) 20 Marks A. Highlight the important features of Virtex-7 FPGA. B. Explain what we randomize in System Verilog and how to check whether randomization is successful or not? С. What is assertion in systemverilog and what are its advantages? D. What is DPI-C? Explain Event regions in SV. E. A. Discuss Silicon technology challenges considering Timing closure, Capacity, Physical properties, Design Productivity Gap and Time-to-Market Transfe Q2. Design Productivity Gap and Time-to-Market Trends. 05 Marks B. Given the following code sample: 05 Marks bit [7:0] my_mem [3] = '{default:8hA5}, logic [3:0] my_logicmem [4] = '{0,1,2,3}; $\log[c](3:0]$ my $\log[c] = 4^{\circ}hF;$ Evaluate the following statements in the given order and give the result for each assignment: my_mem[2] = my_logicmem[4]; Ι. my_logic - my_logicmem[4]; П. []**[**. my_logicmem[3] = my_mem[3]; IV. my_mem[3] = my_logic; V. my_logic = my_logicmem[[] VI. my_logic = my_mem[[]? my_logic = my_logicmem[my_logicmem[4]]; VII. C. For the following class, create: 05 Marks I. A constraint that Arits read transaction addresses to the range 0 to 7, inclusive 2. Write behavioral code to turn off the above constraint. Construct and randomize a MemTrans object with an in-line constraint that limits read transaction addresses to the range 0 to 8, inclusive. Test that the in-line constraint is working. Class MemTrans; rand bit rw; // read if rw = 0, write if rw = 1 rand bit [7:0] data_in; rand bit [3:0] address; endclass Explain various data types in Verilog. Write a verilog code to swap contents of two registers with and 05 Marks without a temporary register? TURN OVER

MD-Con. 11732-15.



D. For the following interface, add the following code:

05 Marks

- 1. A clocking block that is sensitive to the negative edge of the clock, and all I/O that are synchronous to the dock
- 2. A modport for the testbench called master and a modport for the DUT called slave
- 3. Use the clocking block in the I/O list for the master modport

TURN OVER

MD-Con. 11732-15.

QP Code : 6148

Q5. A. Given the following class:

- 1) Create a method in an extended class ExtBinary that multiplies vall and val2 and returns an 05 Marks integer.
- 2) Use the ExtBinary class to initialize val1=15, val2=8, and print out the multiplied value.

class Binary; bit [3:0] val1, val2; function new(input bit [3:0] val1, val2); this.val1 = val1; this.val2 = val2; endfunction virtual function void print_int(input int val); \$display("val=0d%0d", val); endfunction endclass

B. Explain with neat diagram the typical formal verification design process with System Verilog assertions.

05 Marks

C. With suitable example explain how Inline constraints allows to and extra constraints to already existing constraints which are declared incide class constraints which are declared inside class. 05 Marks

D. Write a verification plan for an ALU with:

- 1. Asynchronous active high input reset
- 2. Input clock
- 4-bit signed inputs, A and B 3.
- 5-bit registered signed output C 4
- 5 4 opcodes
 - ١. Add
 - ii. Sub
 - iii. bitwise invert input-A
 - iv. reduction OR input/B

A. If Functional coverage is 140% and code coverage is not, then what does it mean? Also explain the Q6. concept of cross coverage 05 Marks

- B. Explain the following with suitable example
 - a Statement coverage
 - b. Block coverage
 - \bigcirc

C. With suitable example for each, explain the following with respect to Sequences in assertions:

a. Zero Delay

- **b.**Consecutive Repetition
- c. Sequence And
- d. Sequence Intersect
- e. Sequence Throughout

05 Marks

05 Marks

D. Explain with suitable example interfacing between 'C' and SystemVerilog 05 Marks

MD-Con. 11732-15.

3

05 Marks

ISE SEM ITT (R. 2007) ETRX Der 2015 DED

QP Code : **2300**

(3 Hours)

[Total Marks :100

- N.B. : (1) Question no. 1 is compulsory.
 - Solve any four questions out of remaining six questions. (2)
 - (3) Figures to the right indicate full marks.
- 1. (a) Explain slip S of an induction motor.
 - (b) Differentiate between online ups and off-line ups
 - (c) Explain regenerative braking in DC motor.
 - (d) Differentiate between voltage commutation and current commutation in chopper. 5
- 2. (a) Explain Basic series inverter with circuit diagram and waveforms. 10(b) Explain the working of current cumulated chopper with the help of circuit diagram 10 and waveforms.
- (a) Explain the working of forward converter used in SMPS with circuit diagram 10 3. and waveforms.
 - (b) Explain semiconverter drive to control the speed of DC motor in contineous 10 current mode. Draw torque speed characteristics.
- (a) Explain $\frac{v}{f}$ control scheme to control the speed of AC motor with the help of 10 4. curves and implementation circuit.
 - (b) What is the effect of harmonics present in inverter output. Discuss the various 10 methods to reduce the harmonics present in inverter output.
- 5. (a) A 210, 1200 rpm, 10 A separately excited motor is controlled by 1 \$\phi\$ fully controlled 10 converter with an a.c. source voltage of 230V, SOHZ. Assume that sufficient inductance is present in the armature circuit to make the motor current continuous and ripple free for any torque greater than 25% of rated voltage, $R_{a} = 1.5 \Omega$
 - What should beothe firing angle to get the rated torque at 800 rpm (i)
 - (ii) Compute the firing angle for the rated braking torque-at-1200 rpm
 - (b) Explain the working of Kramer's drive to control the speed of AC motor for 10 subsynchronous speed.
- (a) Explain class Chopper circuit with the help of waveforms and quadrants of 10 6 operation
 - (b) What do you understand dual converter. Draw diagram and waveforms. Derive 10 the relation for $\alpha_1 + \alpha_2 = 180^{\circ}$

7.	Write short notes on (any two):-	
	(a) Effect of source inductance in fully controlled bridge rectifier	10
-	Rotor resistance control of induction motor	10
~	(c) Parallel Inverter.	10
- 10	×	

QP-Con. 11674-15.

B.E (ETRX) sem VII OLD Wireless Communication.

14/12/2015

10

6

7

7

QP Code : 2230

(3 Hours)

Total Marks: 100

- N.B.1 Question No-1 is compulsory
 - 2 Figures to the right indicate full marks
 - 3 Solve any four questions out of remaining six questions
- Q.1 a) Explain the concept of umbrella cell approach.
 - b) Differentiate between Erlang-B and Erlang-C system.
 - c) Explain spectral efficiency and pulse shaping in OFDM.
 - d) Differentiate between IS-95 and CDMA-2000 system
- Q.2 a) Explain the architecture of GSM system with the help of block diagram. 10 Explain various interfaces existing between different subsystems.
 - b) Explain in detail CDMA-2000 layered structure with the help of block 10 diagram.
- Q.3 a) With the help of block diagram explain forward IS-95 CDMA system.
 b) With a schematic, explain DSSS transmitter and receiver. What is the 10 need of spreading the sequence ?
- Q.4 a) Explain OFDM block diagram and derive the equation for OFDM 10 signal.
 - b) Explain the need of power control in CDMA. Explain the methods of power control implemented in CDMA IS-95 system.
- Q. 5 a) Explain different traffic and control channels in GSM for mobile 10 communication.
 - b) Explain in detail various methods to improve coverage and capacity in 10 mobile communication.
- Q. 6 a) What is the need of RAKE receiver. Explain the working of RAKE 10 receiver with schematic block diagram.
 - b) A 30 MHz total spectrum is allocated for wireless duplex cellular system and each simplex channel has 30 KHz RF bandwidth. Find
 - i) No of duplex channels available.
 - ii) No. of channels per site if N=4 and N=7 frequency reuse is implemented.
 - Q.7 Write short notes on:
 - (a) Bluetooth Network
 - (b) Frame structure of GSM
 - c) Data services in CDMA-2000 system.

A service ARRAIN QP-Con. 11327-15.

17/12/01.

B.E. rem VII OLD Filter Derish ETRX **QP Code : 2160** (3 Hours) [Total Marks : 100 N.B.; (1) Question No.1 is compulsory. 20 (2) Attempt any four from remaining six questions. Figures to the right indicate full marks. (3) Attempt the any four from the following :---1 (a) Design steps for Impulse Invariant method for IIR filter. (b) State the concept of adaptive filter. (c) Explain MMSE criteria (d) Compare FIR and IIR filter. (e) Why antialiasing filter is required ? (f) What is inductance simulation? 2. (a) Discuss the effect of decimation and interpolation in time and frequency domain 10 with suitable example. (b) Apply BLT to $H(s) = \frac{2}{(s+1)(s+2)}$ with T = 1 sec and find H(z). 10 3. (a) Explain the design steps of FIR filter using frequency sampling technique. 10(b) Explain Gibb's Phenomenon. State its significance in FIR filter design 10 4. (a) Determine the order and poles of lowpass Butterworth filter that has 3dB attenuation 10at 500 Hz and an attenuation of 40 dB at 1000 Hz. 10 (b) Explain frequency warping effect in BLT. 5, (a) Describe Leap Frog realization technique in detail. 10 10 (b) Design filter with $Hd = e^{-j3w} \quad \text{for } \frac{\sqrt{\pi}}{4} \le w \le \frac{\pi}{4}$ $= 0 \quad \text{for } \frac{\pi}{4} \le w \le \pi$ Using Hamming window with N = 76. (a) What is FDNR? State its properties. 10 Explain LMS and RLS algorithms in detail. 10 (b) 20 Write short note on any four :---7. (a) Matched Z transform Principle of switched capacitor filter Working principle of Weiner filter 5 AD AD PARTIE (e) Explain quadrature mirror filtering in multirate DSP.

QP-Con.-10703 -15