M.E.	Se	mII uleT Design 23]	5/08
Con.	311	16-08. BB-472	9
	1	(3 Hours) [Total Marks : 10	0
N. and			
N.E	3.:- 1) Question No1 is compulsory.	
	2	2) Attempt any four out of the remaining six questions.	
	3	3) Assume any suitable data wherever required and justify the same.	
	4) Figure to the right indicates marks.	
Q1	• a)	Explain flat condition for MOS Capacitor, also explain band bending in	05
	L	case of accumulation, depletion and inversion mode	05
	0)	what are different factors on which threshold voltage depends \land CMOS inverter has $\mu = 2.5\mu$. How you can make Fall time same as	05
	0)	A CWOS inverter has $\mu_n = 2.5\mu_p$ now you can make r an time same as Rise time?	05
	(b	Determine the oxide thickness if the constants $A=0.05 \mu m/s$ and	05
	u)	$B=0.72 \text{ µm/s}^2$ for i) short time t =0.01h ii) long time t = 100h.	05
02	a)	Implement following function	10
-	~		
		$\mathbf{F} = \mathbf{A}.(\mathbf{B}+\mathbf{C}).(\mathbf{D}+\mathbf{E})$	
		Draw Stick diagram and Layout for the same.	
- A .	b)	Find the Threshold shift due to the body effect	10
		Where $VSB = 3$ Volts	
		$N_A = 3 \times 10^{10} \text{ cm}^{-3}$, $t_{ox} = 300^{\circ} \text{A}$, $\epsilon_o = 8.85 \times 10^{-14} \text{ F/cm}$	
02		$\varepsilon_{\text{ox}} = 3.9 \varepsilon_{\text{o, si}} = 11.7 \varepsilon_{\text{o}} \text{ ni} = 3 \text{ X} 10^{-5} \text{ cm}^{-5} \text{ q} = 1.6 \text{ X} 10^{-5} \text{ C}$	10
Q3.	a)	what is the need of Scaling? Explain limitations of scaling. State different	10
	b)	Describe with next diagram various steps involved in fabrication and	10
	0)	sketch each mask steps in cross-sectional view of wafer for CMOS	10
		Inverter.	
Q4.	a)	Derive expression for drain current in nMOS device in linear region of	10
		operation and then derive the current in saturation region from the previous	
Ale in the		expression.	
	b)	Explain following short channel effects:	10
		i) DIBL	
-		ii) Ust slostron offset	
		iv) Velocity Saturation	
05.	a)	Draw the transfer characteristics for CMOS inveter, and derive expression	10
		for output voltage in region B.	
	b)	What do you mean by Supper-buffer? Explain Inverting and noninverting	10
		type of supperbuffer. Also suggest alternatives for supper buffer.	
Q6.	a)	Explain different logics such as: Precharge-Evaluation logic Domino Logic	10
		and Zipper logic .Explain their significances.	
	b)	Explain what is the significance of Design Rules? State Mead-Conway	10
07	Wri	the Short notes on (Any Four) :	20
Q1.	a)	Ion Implantation	20
	b)	Photolithography	
	c)	Twin Tub Method	
	d)	Burried and Butted Contact	
	e)	CMOS Testing.	