22/5/09

747 : H-m.

Con. 3230-09.

VLSI Design.

(3 Hours)

BB-5814

[ Total Marks: 100

- N.B. (1) Question No. 1 is compulsory.
  - (2) Attempt any four out of remaining six questions.
  - (3) Assume any suitable data wherever required but justify the same.
- 1. (a) Find resistance Rn for nMOS if electron mobility  $\mu_n = 560 \text{ cm}^2/\text{V-sec}$ ,  $t_{0x} = 10 \text{ nm}$ , 20  $\epsilon_{0x} = 3.9 \times 8.85 \times 10^{-14}$  F/cm, and  $V_G = 3.3$  Volts,  $V_{THn} = 0.7$  Volts if  $W = 10 \mu m$ ,  $L = 0.5 \mu m$ .
  - (b) Determine intrinsic gate capacitance with  $t_{0x} = 150 \text{ A}^{\circ}$ ,  $\epsilon_{0x} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}$ , and  $V_G = 3.3$  Volts if  $W = 4 \mu m L = 2 \mu m$ .
  - Explain Sa'0' and Sa'1' fault modeling with respect to 2-i/p NAND gate.
  - (d) With proper diagram explain an inverting type supper-buffer also explain the need of supper-buffer.
  - (e) Explain different types of contacts in case of nMOS depletion type of device. State their limitations and advantages.
- (a) Explain with suitable diagram the band bending in case of MOS capacitor. Clearly 2. state all the three phases in case of nMOS capacitor.
  - (b) Derive expression for the drain current in nMOS device in both regions of operation 10 (linear and saturation region) also explain what do you mean by channel length modulation.
- (a) Explain what body bais effect is. Derive expression for the Threshold shift and also explain the effect of body bais on performance of the device in following example— Where  $V_{SB} = 1.5$  Volts,  $N_A = 3 \times 10^{16}$  cm<sup>-3</sup>,  $t_{0x} = 300^{\circ}$ A,  $\epsilon_0 = 8.85 \times 10^{-14}$  F/cm  $\epsilon_{0x} = 3.9 \; \epsilon_0$ ,  $\epsilon_{si} = 11.7 \; \epsilon_0$ ,  $n_i = 1.5 \times 10^{10}$  cm<sup>-3</sup>,  $q = 1.6 \times 10^{-19}$  C
  - (b) In an Inverter what do you mean by Inverter Ratio? Determine the Inverter Ratio for a depletion load nMOS Inverter which is driven by another same type of Inverter.
- (a) Derive an expression for V<sub>IL</sub>, V<sub>IH</sub>, V<sub>OH</sub> and V<sub>OL</sub> for CMOS Inverter with respect to its 10 transfer characteristics.
  - (b) Explain switching characteristics of CMOS Inverter and explain how to determine 10 the rise and fall time for the capacitive load CL also how to make the switching symmetrical?
- (a) Make a stick diagram, schematic and Euler path for 10 Y = a(b + c)
  - Also draw layout for the same. (b) Draw the schematic of 4-i/p and 4-o/p Barrel Shifter using nMOS. 10
- 6. (a) Discuss the limitation of scaling of MOS device. How do the following parameters 10 changes after scaling?
  - (i) Gate Delay
  - (ii) Power Dissipation
  - Device trans-conductance.
  - (b) Describe the importance of oxide film in integrated circuit fabrication. Explain various methods to evaluate the quality of oxide film grown on silicon wafer explain their merits and limitations.

7.	Write a short notes on (any four) :—				20
	(a)	Bi-CMOS		_	
	(b)	Domino Logic			
	(c)	Design rules and its significance			
	(d)	Fick's Law Governing Diffusion			
	(e)	Latch-up problem in CMOS			
	(f)	Drain-punchthrough.			