333: TIINdHF1208 M.E. SemII (Rev.)

Con. 5458-08

Gtox.

(REVISED COURSE)

[Total Marks: 100

(3 Hours)

VLSI Design

- N.B. (1) Question No. 1 is compulsory.
 - (2) Attempt any four out of remaining six questions.
 - (3) Assume any **suitable** data wherever **required** but justify the same.
- (a) Derive expression for current in saturation region from that of the linear region 20 1. current equation.
 - (b) Define Device Trans-conductance. What is its significance?
 - (c) Explain why nFET pass transistor is said to pass only a week logic '1' and a strong logic '0' ?
 - (d) Explain the factors on which dynamic power dissipation depends.
 - (e) Compare between the semiconductor materials (Silicon and Germanium) for VLSI Technology.
- 2. (a) For a pMOS device if

10

10

10

a pMOS device if $\mu_p = 220 \text{ cm}^2/\text{V-sec} \quad t_{0x} = 9.5 \text{ nm}$ $\epsilon_{0x} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm} \text{ W} = 12 \text{ }\mu\text{m}$ $L = 0.35 \, \mu m$ $V_G = -5$ Volts $V_{TH_p} = -1.5$ Volts

Find Drain current if
$$V_{DS} = -2$$
 Volts.

- (b) Find the expression for Threshold voltage of nMOS device also explain the 10 effect of substrate potential (Body Effect) on Threshold and also discuss the effect on overall performance of the device.
- 3. (a) Compare various loads used in Inverter circuit. Draw proper diagram and 10 compare different parameters which characterize each type of Inverters. For a CMOS Inverter.
 - (b) $K'_n = \varepsilon_{0x} \ \mu_n = 140 \ \mu A/V^2$ $V_{TH_n} = 0.7 \ Volts$ $K_p = \varepsilon_{0x} \ \mu_p = 60 \ \mu A/V^2$ $V_{TH_p} = -0.7 \ Volts$ With $V_{DD} = 3.0 \ Volts$

For obtaining symmetrical characteristics comment on the aspect ratios of load and the driver. Also determine the midpoint voltage.

4. (a) F = a.b.c. + d

Consider the logical function as given above

- (i) Design the CMOS logic gate that provides the function.
- (ii) Is it possible to find an Euler graph for the circuit ? If so, construct the graph and also it to perform stick level layout. If not find a layout strategy for the GATE.
- (b) State different methods of oxidation stating which method is suitable for different 10 oxide layers in VLSI Technology. Compare oxide layer grown for short time and long time oxidation, for following specifications :--

A = 0.05 μ_{m} /sec B = 0.72 μ_{m} /s²

Short time t = 0.01 hours long time = 100 hours.

[TURN OVER

334 : TlIndHF1208

Con. 5458-BB-8339-08.

5. (a) An nMOS device is to be fabricated, describe its fabrication steps giving the 10 mask sequence. Sketch the masking steps in cross-section view.

(BEVISEDS: OURSE)

- (b) Find resistance Rn for nMOS if electron mobility $\mu_n = 560 \text{ cm}^2/\text{V-sec}$, $t_{0x} = 10 \text{ nm}, \epsilon_{0x} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm}, \text{ and } V_G = 3.3 \text{ Volts}$ $V_{TH_p} = 0.7$ Volts if W = 10 μ_m L = 0.5 μ_m
 - (i)
 - if channel width is increased to a value of W = 22 μ_m while the channel (ii)length remains same.
- (a) Explain the method to design 4 : 1 MUX using nMOS and CMOS (transmission 6. 10 gate) also draw stick diagram for both implementation.
 - (b) What is significance of testability in case of VLSI? Explain the fault modeling 10 with proper examples. Explain Sa '0' and Sa '1' fault modeling.

7. Write a short notes on (any four) :--

- (a) Design Rules and its significance
- (b) Burried and Butted contact in nMOS Technology
- Scaling : its requirement and limitations (c)
- Super-buffers (d)
- Latchup problem in CMOS (e)
- Photolithography. (f)

20

10