M. E. CETRX) Som I (R) Digital System Design 21/12 BB

Con. 5276-09.


en of old the body worked mayor at mo (4 Hours) look against the Total Marks: 100

- N.B.: (1) Question No. 1 is compulsory.
 - (2) Attempt any four out of remaining six questions.
 - (3) Assume suitable additional data if required. (3)
 - (4) Figures to the right indicate full marks.
- 1. (a) Develope a ROM for BCD to Excess 3 code converter.

- 8
- Use demux with active low O/Ps and gates with Fan in 2 to realize the function-(b) $Y = F (A, B, C) = \Sigma m (0, 3, 4, 6)$
- Realize the following function with type 2 mux design method and only one (c) 6 inverter :-

$$Y = F (A, B, C, D) = \Sigma m (0, 1, 2, 3, 9, 11, 12, 13)$$

- Design a logic ckt that will give O/P high when invalid BCD code arrives in the form 20 of serial data.
- For the logic diagram shown in following figure, carry out the detailed analysis 10 3. (Including state dia and power on reset ckt). X is i/p and Y is o/p signal.




Design BCD to seven segment code converter using PAL. Give specifications of 10 the PAL.

4. (a) For logic circuit whose Boolean equation is given below, find all logic hazards. 10 How will you eliminate these logic hazards? N.B.; (1) Question No. 1 is compulsory.


$$F = AB\overline{C} + (A + B)(\overline{A} + \overline{D})$$
 mismes to tuo user via squared (2)

For following combinational n/w, obtain a test set covering all the possible faults- 10 (b) Figures to the right indicate full marks.




- For the following ckt find the shortest possible sequence to detect following faults :- 20 (a) s-a-0 faults at locations a, c, d

 - (b) s-a-1 faults at locations b, e, f



6. A synchronous sequential ckt having 4 bits o/p, follow through following sequence. 20 Design the ckt using shift register IC 74194 and PLA.



7. Figure below shows MDS dia. for the prototype coffee vending machine. Design the 20 controller using D flip-flops and gates (cost of coffee is Rs. 6).

