20

QP Code :591901 (3 Hours) Total Marks:80 **N.B.**:(1) Question No. 1 is compulsory. (2) Attempt any three questions out of remaining questions. (3) Assume suitable data wherever necessary. 1. Solve any four. (a) Explain dynamic characteristics of SCR (b) Compare IGBT and Power BJT What is need of free wheeling diode in rectifiers with example. (c) (d) Draw and explain DIAC characteristics What is the need of thyristors in Electronic Circuits? (e) Draw and explain full controlled rectifier with R-L load .Draw waveforms 10 2. when $a = 60^{\circ}$ (b) Explain working of step up Chopper with proper waveforms. 10 A single phase half bridge inverter has resistive load of 8 ohms and DC 10 3 input voltage Edc=50V Calculate: RMS output Voltage (i) Average and Peak current of each Thyristor (ii)(iii) Output Power Po Explain voltage control technique in Inverter using sinusoidal PWM method 10 Explain dual converter with proper waveforms 4. 10 (a) (b) Explain working of three phase bridge Inverter. 10 (a) Explain Power MOSFET construction and characteristics. Give one 10 application (b) Design relaxation oscillator circuit for SCR using UJT for following data: 10

- 5.
 - $\eta = 0.71$, Ip = 0.5mA, Vp = 16V, Iv = 2.5mA, Rbb = 5.5K Ω . with emitter open. The firing frequency is 3KHz, C=0.047 µF
- 6. Write short notes on:-
 - (a) Buck-Boost mode regulator
 - (b) Protection circuits for SCR
 - (c) Cyclo-converters and applications
 - (d) Forced commutation in SCR

Sem-II (Electronics) (CBSGS) 7/12/16. Computer Organization. Q.P. Code: 591802

		y	Q.	P. Code: 591802	
			(3 Hours)	[Total Marks	: 80
N.I	В. :	(3) All questions ca	s compulsory. ree questions from rea rry equal marks. ight indicate full mar	ks.	Q.
1.	(b) (c)	 (a) Calculate the effective memory access time for M1: 50 ns access time, M2: 400 ns access time and hit ratio of M1: 0.95 (b) Explain nano-programming and enumerate is advantages. (c) Explain the principles of locality of reference used in cache memories. (d) Show the address decoding for 128KB ROM (32 bit memory) using 32 bit addresses. 			20
2.		generation of control A 32 bit processor h memory. The compute cache line size being 1	signals with examples. as a 32 bit memory ac er follows 4-way set-as	ddress. It has 8KB of cache sociative mapping with each bry address format and explain	10 10
3.		the functions of each Explain the paging	register in brief.	y with neat diagrams. Describe rantages of paging and the affer (TLB) in paging.	10 10
4.		of difference).	f pipelining. Explain var	s in detail (atleast five points ious types of pipeline hazards	10 10
5.			data path organization ace and explain the steps ADD R2, [R1]	with a neat diagram. for the following instruction	10 10
6.	W	rite short notes on: (a) Cache coherency	ý		20

Storage devices

Flynn's classification

T.E Sem VI (CBGS) (ETRX) DSP.

Q.P. Code: 592001

		(3 Hours) [Total Marks : 8	0
N.	В. :	 Question number 1 is Compulsory. Solve any three question out of remaining Assume suitable data if required. 	6.
1.	An	nswer any four	
**		nswer any four (a) Differntiate between Butterworth and chebyshev filter	5
		(b) Explain the concept of pipelining in DSP processor	5
		(c) Expalin frequency warping effect in designing IIR filter using BLT method.	5
		(d) Explain Quantization effect in computation of DFT	5
		(e) State the relationship between DFS, DFT and Arransform	5
2.	(a)	Compute IDFT of the following sequence using inverse FFT algorithm. 1 $x(k) = \{3,0,3,0,3,0,3,0,3,0\}$	0
	(b)		5
	(c)	Find the linear convolution and circular convolution of the sequences $x(n) = \{1,2,1,2\}$ and $h(n) = \{4,0,4,0\}$	5
3.	(a)	Design an analog Butterworth filter that has - 2dB passband attenuation 1 at frequency of 20 rad/sec and atleast -10dB stopband attenuation at 30 rad/sec.	0
	(b)	N .	0
		(i) $H(s) = \frac{1}{(s+2)(s+0.6)}$	
		(ii) $H(s) = \frac{(s+0.1)}{(s+0.1)^2 + 9}$	
		into a digital filter by means of impulse invariant and BLT method.	# X
4	(2)	Explain the concept of linear phase in FIR filter.	0
т.	(a)	prove the following statement 'a filter is said to have linear phase	U
		response if its phase response is $\theta(w) = -\alpha w$.	

(b) Design a low pass FIR filter with 7 coefficients for the following

= 1 khz. Use hamming window in designing.

specifications passband frequency = 0.25 khz and sampling frequency

[TURN OVER

O.P. Code: 592001

2

- Draw neat architecture of TMS 320C67xx DSP processor and explain (a) each block.
 - (b)
- Write short notes on:- (any three)
- (a) Subband coding
 (b) Application of DSP processor to Radar signal processing (c) Limit cycle oscillations
 (d) Product quantization error and input quantization (c) Limit cycle oscillations
 (d) Product quantization error and input quantization error

 Application of DSP processor to Radar signal processing

 Brown and input quantization error

 Application of DSP processor to Radar signal processing

 Brown and Input quantization error

 Application of DSP processor to Radar signal processing

 Brown and Input quantization error

 Application of DSP processor to Radar signal processing

 Brown and Input quantization error

 Application error

 Application of DSP processor to Radar signal processing

 Brown and Input quantization error

 Application error

 Applicati