Q.P. Code: 588804

Time	e: 3 Hrs	Marks: 80		
	N.B. :	 Question No. ONE is compulsory Solve any THREE out of remaining questions Assume suitable data if required 		
Q1.	Solve any Four of the following A. Draw layout for 2 input CMOS NAND gate.		20 Marks	
	B. How to	distribute a clock properly in VLSI chip?	2121/2010	
	C. Draw la	yout for minimum size 6T SRAM cell.	180	
	D. Explain the issues associated with pass transistor logic with suitable example.			
	E. Explain constant voltage scaling?			
Q2.	A. Explain the fabrication process flow for NMOS with proper device cross section a layout.			
	B. Explain	pseudo NMOS logic with suitable example.	05 Marks	
	C. Show re	ealization of MOSFET based one Bit Shift Register,.	05 Marks	
Q3.	CMOS logi	A. Design the circuit and draw layout for the function $Y = \overline{(D + E + A)(B + C)}$ using CMOS logic. Also find equivalent CMOS inverter circuit for simultaneous switching of all inputs assuming that $(W/L)_P=30$ for all PMOS transistors and $(W/L)_n=10$ for all NM transistors.		
	B. What are	e the problems of Domino logic? Also suggest remedy for t		
04	A XX/:41	Liss P. M. C. Lis Group and	10 Marks	
Q4.		at diagrams explain the principle of working of NOR flash.	10 Marks	
		nd explain Barrel shifter.	06 Marks	
05		chematic and layout for 4:2 decoder.	04 Marks	
Q5.		ripple carry adder in detail.	10 Marks	
	100	how to ensure faithful write operation in case of 6T SRAM		
	. V.	ELEVEL 1 and LEVEL 2 MOSFET model.	04 Marks	
Q6.	(0)	itable diagrams explain on chip clock generation circuit.	05 Marks	
	O.V.	a typical power distribution scheme followed in VLSI chip	. 05 Marks	
180		e the dynamic power dissipation in CMOS.	05 Marks	
SPIAN	D. Explain	Latch-up in CMOS.	05 Marks	