V-Ex-I-08-Scan-A-83 M.E. Sem -Con. 3220-08. Etrx

Digital System Design.



(4 Hours)

[Total Marks : 100

- N.B, : (1) Question No. 1 is Compulsory.
 - (2) From remaining six questions solve any four questions.
 - (3) Assume suitable additional data if required.
 - (4) Figures to the right indicate full marks.
- 1. (a) Design a circuit to implement the following function using a type-2 MUX design :— 8 $F(A, B, C, D, E) = \Sigma m(0, 5, 7, 11, 15, 16, 18, 25, 29)$
 - (b) For the logic diagram shown in **figure** below carry out the detailed analysis (including 12 state diagram). 'x' is the input signal and 'z' is output signal.



- 2. (a) Design in circuit to implement a binary to BCD code converter using PAL. The signal 8 list is F₃, F₂, F₁, F₀, I₃, I₂, I₁, I₀.
 - (b) Minimize the state diagram in **figure** given below and implement the logic using D-Flip Flops **12** and gates—



Con. 3220-BB-4606-08.

3. (a) Explain the path sensitization method of fault detection and location. What are the 10 advantages and disadvantages of the path sensitization method? Use this method for the following circuit :--



(b) Implement the following sets of functions using a decoder and some gates. De- 10 sign the logic for minimum chip count :—

 $F_1(A, B, C) = \Sigma m(2, 3, 5, 7)$ $F_2(A, B, C) = \Sigma m(1, 2, 3, 4, 5, 7)$ $F_3(A, B, C) = \Sigma m(0, 1, 2, 5)$

4. State diagram for a sequential network is shown below. Realise the network using IC 745163 20 and PLA. Use the order Q_{D} , Q_C , Q_B , Q_A for the state variables. Operation of 74163 is also shown :--



Clear	Load	РТ	Q _D	Q _c	Q _B	Q _A	
0	X	x	0	0	0	0	(clear)
1	0	x	D _D	D _C	D _B	D _A	(load)
1	1	0	Q _D	Q _C	Q _B	Q _A	(No charge)
1	1	1	Pre	sent st	ate + 1	(Increment count)	

- 5. (a) The incoming serial data is to be detected in overlapping mode for the sequence. . . . 12 10110.....The output z is asserted high when the sequence is received. Draw the state diagram and realize the logic using D-Flip Flop and gates.
 - (b) For the circuit given below determine the number of logic hazards. What product terms 8 are necessary to eliminate these logic hazards? Write the logic hazard free function for the circuit



2

Con. 3220-BB-4606-08.

6. Two four bit numbers are loaded in two shift registers x and y which are part of a digital 20 system. It is desired to design this system which will work as a four bit serial adder. The input output signals are shown in the schematic diagram.



On receiving 'start' it will begin the serial operation of adding the numbers in the registers x and y. After the operation is over the sum will be stored in the register X, the carry will be available as an output and it will output 'Done'. Make a functional partition diagram of the system and MDS diagram of its controller. Design the controller.

- Consider the following faults of the D-F/F circuit of figure a₀, b₀, c₀, e₁, f₁ where a, b, c, e, f 20 denote the location of the faults in the circuit and the subsript 0 and 1 denote s-a-0 and s-a-1 faluts respectively—
 - (a) Determine the undetectable and indistinguishable faults.
 - (b) Find the optimum tests sequence to detect these faults.

