ws April 09-1 271

MEIETRX I Sem I

21/5/09

Microprocessor and sys. I

Con. 3227-09.

(3 Hours)

BB-5667

[Total Marks: 100

- N.B.: (1) Question No. 1 is compulsory.
 - (2) Attempt any four questions out of remaining questions.
- 1. Design SBC with following specification :-

20

10

10

- (a) 80386 DX operates at 25 MHz.
- (b) Firmware support of 128 KB using 32 KB EPROM devices.
- (c) Data memory support of 2 GB using 1 GB SRAM devices.
- (d) Two input and two output ports.

Draw a neat diagram. Show memory and I/O maps.

- Explain Trojan Horse attack. How operating system can prevent such an attack 2. using ARPL instruction.
- Explain address translation mechanism of 80386 DX. Explain your answer for paging. 3. 20
- (a) Cache coherancy problems and its prevention methods. Explain. 10 10
 - (b) Design one way and two way set associative cache organisation for the following case
 - Main memory → 16 MB
 - Cache memory → 32 KB
 - Line size → 4 bytes

Give the directory entry for both.

- Explain the architecture of 80386 EX with a proper diagram. 20 5.
- (a) Discuss the I/O protections of 80386 DX. 6.
 - (b) Explain task switching for "Nested Task".

(a) Explain ISA interrupt subsystem. 10

(b) Explain ISA timer. 10